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Abstract— Main memories play an important role in overall 
energy consumption of embedded systems. Using conventional 
memory technologies in future designs in nanoscale era cause a 
drastic increase in leakage power consumption and temperature-
related problems. Emerging non-volatile memory (NVM) 
technologies offer many desirable characteristics such as near-
zero leakage power, high density and non-volatility. They can 
significantly mitigate the issue of memory leakage power in future 
embedded chip-multiprocessor (eCMP) systems. However, they 
suffer from challenges such as limited write endurance and high 
write energy consumption which restrict them for adoption in 
modern memory systems. In this article, we propose a stacked 
hybrid memory system for 3D chip-multiprocessors to take 
advantages of both traditional and non-volatile memory 
technologies. For reaching this target, we present a convex 
optimization-based model that minimizes the system energy 
consumption while satisfy endurance constraint in order to design 
a reliable memory system. Experimental results show that the 
proposed method improves energy-delay product (EDP) and 
performance by about 44.8% and 13.8% on average respectively 
compared with the traditional memory design where single 
technology is used.  
Keywords— Heterogeneous memory system, Non-Volatile Memory 
(NVM), Convex-optimization problem, embedded Chip-
Multiprocessor (eCMP), Dark silicon.  
I. INTRODUCTION  
Chip multiprocessor (CMP) architectures have been widely 
used to meet growing demands on performance in embedded 
systems. The increase in the number of cores in eCMPs comes 
with an increase in energy consumption. Since embedded 
systems are generally limited by battery lifetime, energy 
consumption is an essential and important constraint in these 
systems. It is widely acknowledged that energy consumption of 
memory systems is a significant contributor in overall system 
energy due to integration of increasingly larger memory closer 
to the processor. Therefore, there is a critical need to 
considerably reduce energy consumption in memory 
architectures. Memory energy consists of two components: 1) 
leakage, and 2) energy of the read/write access. In order to 
reduce memory energy, it is needed to address both the leakage 
and dynamic energy. Moreover, 42% of overall energy 
dissipation in the 90nm generation is consumed by leakage 
energy [1] and this value can exceed above 50% in 65nm 
technology [4]. Hence, leakage energy has become comparable 
to dynamic energy in current generation memory modules and 
soon exceed dynamic energy in magnitude if voltage and 
technology are scaled down any further [3]. Consequently, 
architecting energy efficient memory systems with the lowest 
leakage energy is especially critical for embedded systems.  
Due to physical limitation of two dimensional integration, 
3D CMPs receive a lot of attention in these days. 3D integration 
technology compared with 2D designs reduces global 
interconnection wire-length which results in low power 
consumption and short communication latency. To reduce 
power consumption of CMPs and improve their performance 
and memory bandwidth, CMP architectures with 3D stacked 
memory system have been proposed [7]. Stacked traditional 
memory systems on the core layer may cause a drastic increase 
in performance degradation, power density and temperature-
related problems such as negative bias temperature instability 
(NBTI) [14].  
Non-volatile memories (NVM) as a new emerging memory 
technology are potentially attractive to design new classes of 
memory systems due to their benefits such as higher storage 
density, near zero leakage power consumption and high resilient 
against soft errors. STT-RAM as a promising candidate of NVM 
technology combines the speed of SRAM, the density of DRAM 
and the non-volatility of Flash memory. In addition, excellent 
scalability and very high integration with conventional CMOS 
circuits are the other superior characteristics of STT-RAM [2]. 
Although NVMs have many benefits as described above, 
drawbacks such as high write energy consumption, long write 
latency and limited write endurance prevent them from being 
directly used as a replacement for traditional memories in 
embedded systems. 
In order to overcome the mentioned disadvantages in this 
paper, we use SRAM and STT-RAM as two different types of 
memory banks in the stacked memory layer in a 3D eCMP. This 
heterogeneous point of view leads us to the best design 
possibility with using benefits of both memory technologies. In 
this work, we use Non Uniform Memory Architecture (NUMA) 
stacked directly on top of the core layer in the proposed eCMP.  
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Recently, dark silicon challenge is emerging as a trend in 
VLSI technology. The rise of utilization wall due to thermal and 
power budgets restricts active components and results in a large 
region of dark silicon. Uncore components such as memory and 
cache subsystems play an important role in consuming large 
portion of power consumption. Thereby, power management of 
these uncore components can be critical to maximize the design 
performance in the dark silicon era. How to design uncore 
components to combat dark silicon in future eCMP is largely 
unexplored in literatures and prior work only focused on energy 
efficient core design [15][16]. In this regard, heterogeneous 
architectures can be a promising solution to tackle the challenges 
of multicore scaling in the dark silicon era because of slight 
improvement in CMOS technology. NVMs can integrate with 
CMOS circuits efficiently in energy-efficient designs. 
To the best of our knowledge, this paper is the first work 
targeted at energy efficient heterogeneous memory architecture 
design based on a convex optimization approach for future 
eCMPs. We exploit 3D die-stacking and emerging NVMs to 
design a high performance 3D eCMP architecture for 
minimizing energy consumption as a solution to combat dark 
silicon challenge. 
Figure 1 shows an overview of the proposed design using an 
example of a 16 homogeneous core in the lower layer and hybrid 
memory architecture in upper layer. In the proposed 
heterogeneous memory system, STT-RAM as a well-known 











Fig. 1. An overview of the proposed architecure. 
This paper makes the following novel contributions: 
 
• We provide a convex optimization based platform to 
design a heterogeneous memory system consists of 
NVM and SRAM memory banks. 
• Our proposed model can optimally find the number of 
SRAM and STT-RAM memory banks in the memory 
layer based on access behavior of mapped applications 
to minimize energy consumption. 
• We propose an analytical endurance model for STT-
RAM memory banks to use in our optimization problem 
for architecting a high-endurance heterogeneous stacked 
memory system. 
 
 The rest of this paper is organized as follows. A brief 
background is explained in Section II. Section III describes 
related works. In Section IV, the details of convex optimization-
based problem and its formulation are investigated. In Section 
V, evaluation results are presented. Finally, Section VI 
concludes the paper. 
II. BACKGROUND 
STT-RAM has been one of the most popular NVM 
structures due to its scalability in sub-nanometer technology 
and the low writing current in comparison with the 
conventional Magnetic Random Access Memory (MRAM). 
As it is illustrated in Figure 2, for performing a read 
operation from the STT-RAM cell, the NMOS transistor will 
be turn ON and a little voltage between bit line and source line 
will be set. This voltage causes a current in the MTJ. The 
amount of this current depends on the state of the MTJ. A 
current sensor senses and compares it with a reference current. 
As a result, the logic value of that cell will be determined. 
For a write operation, with respect to the value of the cell, 
the amount of the current would be varied. In order to write a 
the logic value of ‘0’ a positive current and for writing the logic 
value of ‘1’, negative current is injected between bit line and 
source line. The amount of the current for a reliable write 
operation is known as threshold current which is depended on 
the type of material used to construct the MTJ and its shape[24]. 
 
Fig. 2. Structure of a STT-RAM. 
III. RELATED WORK 
Recent studies [8], [9] have proposed hybrid architectures, 
wherein the SRAM is integrated with NVMs to use advantages 
of both technologies. Energy consumption is still a primary 
concern in embedded systems since they are limited by battery 
constraint. Several techniques have been proposed to reduce 
energy consumption of hybrid memory architectures in 
embedded systems. Fu et al. [12] presented a technique to 
improve energy efficiency through a sleep-aware variable 
partitioning algorithm for reducing the high leakage power of 
hybrid memories. Hajimiri et al. [11] proposed a system-level 
design approach that minimizes dynamic energy of a NVM-
based memory through content aware encoding for embedded 
systems. Our work is different from all these prior works as we 
focus on placement of SRAM and STT-RAM banks in a 
stacked memory architecture in future eCMPs to minimize 
energy consumption with using a convex-optimization based 
approach. 
As mentioned before, there are some obstacles for 
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technologies in modern memory systems. One of them is 
limited number of write operations. After limited number of 
write operations, it is not possible to write a value into a 
STTRAM cell, and just the stored value can be read [25]. 
Number of researches presented different techniques to combat 
endurance problem of NVMs. Qureshi et al. [10] proposed a 
wear-leveling technique for a PRAM-based memory system to 
enhance the lifetime. Wang et al. [5] proposed an algorithm to 
distribute write events evenly in the address space of scratchpad 
memory to extend the endurance of NVM.  Lue et al. [6] 
presented a writing technique called Min-Shift to reduce the 
total number of writes onto NVM and enhance lifetime of 
NVMs. Hu et al. [13] proposed a software wear leveling 
technique to extend life time of NVM in hybrid memory 
structure of embedded systems. For the first time in this work, 
we present an endurance model for NVM technologies.  This 
endurance model is used as a constraint in the proposed 
optimization problem to design a high endurance 
heterogeneous memory system with minimum energy 
consumption. 
IV. OPTIMIZATION MODEL 
In this section, we formulate our energy optimization 
problem to design a minimum energy heterogeneous memory 
structure in a 3D eCMP. Figure 3 shows the block diagram of 
our model for designing the proposed hybrid memory 
architecture with minimum energy consumption.  
 Outputs of our optimization problem are 1) finding optimal 
number of SRAM and STT-RAM memory banks based on 
memory access behavior of mapped applications with respect to 
the endurance constraint, 2) appropriate placement of SRAM 
incorporated with STT-RAM banks in the memory layer to 
minimize energy consumption. 
 
 
Fig. 3. Overview of our model. 
Table I gives the constant terms used in our convex 
formulation. To solve the models, we use CVX [17], an efficient 
convex optimization solver. 
Assuming that P denotes the total number of processor cores, 
 the total number of SRAM memory banks,  the total 
number of STT-RAM memory banks,  the dimensions 
of the chip,  the dimensions of the processor core. Our 
approach uses 0-1 variables to specify the coordinates of each 
memory bank and processor core. 
Note that in this work we do not consider application 
mapping in our proposed model and applications are randomly 
mapped onto cores in the core layer.  
TABLE I.  CONSTANT TERMS USED IN OUR OPTIMIZATION PROBLEM 
Constant Definition 
 Number of processor cores
 Total number of SRAM memory banks
 Total number of STT-RAM memory banks
, Dimensions of the chip 
, Dimensions of a processor core
, Dimensions of a SRAM memory bank
, Dimensions of a STT-RAM memory bank
 Index of layers 
 The Number of lines in STT-RAM memory bank 
 Number of read access to memory bank m by processor  
 Number of write access to memory bank m by processor  
 Using STT-RAM versus SRAM ratio
  Dynamic energy consumption per read and write access by the SRAM memory bank 
 
Dynamic energy consumption per read and 
write access by the STT-RAM memory 
bank 
 
Static power consumed by each SRAM 
memory bank at maximum temperature 
limit  
 
Static power consumed by each STT-RAM 
memory bank at maximum temperature 
limit 
,  Read latency and write latency of SRAMcache bank 
,  Read latency and write latency of STT-RAM cache bank 
Maximum write number for each line of 
the STT-RAM memory bank 
 
We use  and  to identify the coordinates of a 
memory bank. We have two types of memory banks, SRAM and 
STT-RAM, so we have two variables.  
•   : indicates whether a SRAM bank is in  
in layer . 
•   : indicates whether a STT-RAM bank is in 
 in layer . 
The mapping between coordinates and blocks is ensured by 
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parameter ( ) 
•  : indicates whether coordinate  is 
assigned to a SRAM bank in layer .  
•  : indicates whether coordinate  is 
assigned to a STT-RAM bank in layer . 
A memory bank needs to be assigned to a unique coordinate. 
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Also, sum of used STT-RAM and SRAM banks in second 
layer is equal to  as follow: 
 
In this work, the size of memory banks in the upper layer is 
same as processor cores in the lower layer. 
In order to prevent multiple mappings of a coordinate in our 
grid, we force a coordinate in first layer to belong a single 
processor core and a coordinate in second layer to belong a 
memory bank (SRAM or STT-RAM). 
 
The static power dissipation depends on temperature. Since 
this optimization approach is solved at design time, we consider 
pessimistic worst-case temperature assumption and calculate 
 and  at maximum temperature limit. 
 
We consider endurance problem of STT-RAM in our 
convex model. Hence, we exploit an endurance constraint for 
optimal placement of SRAM and STT-RAM memory banks. In 
our model, if placing a STT-RAM memory bank in the special 
position leads to destruction of more than half lines of that 
memory due to writing frequency of cores, STT-RAM memory 
bank is not chosen for that position. Figure 4 illustrates 
workflow of the endurance model. This endurance constraint 
can be expressed as follows: 
 
 
Having specified the necessary constraints in our convex 
formulation, we next give the objective function. The goal of our 
objective function is to minimize energy consumption of the 
stacked heterogeneous memory architecture in the target 3D 
CMP with respect to the endurance constraint. A weighted 
objective function is considered to capture the potential effects 
on power consumption and overall performance. This is 
achieved by the  constant which is used as a knob for choosing 
SRAM versus STT-RAM bank in each  and  coordinates in 
the memory layer. As mentioned before, STT-RAM in 
comparison with SRAM technology is slower with higher 
density and near-zero leakage power. In this regard, STT-RAM 
banks are applicable for memory-intensive blocks and SRAM 
banks are applicable for computation-intensive blocks. 
Therefore, with changing  value, there is a possibility for 
having an optimized design based on the tendency of designer. 
 
Fig. 4. Overview of endurance model. 
Static energy of SRAM and STT-RAM banks for each write 
and read operations are defined as multiplication of their static 
power consumptions and read and write durations.  
                                  (8)      
            
 
In Equation (10), , ,  and 
indicate dynamic energy consumed by SRAM and STT-
RAM banks per read and write access. , the dynamic 
energy consumption of the proposed heterogeneous memory 
system calculated as bellow: 
                
                                                                                                           (10)  




To summarize, objective function  is minimized under 
constraints (1) through (10).  
In Equation (11), the overall energy cost is divided to two 
distinct cost functions related to SRAM and STT-RAM 
memories as it is shown in Figure 5.  is used as a knob for 
choosing SRAM versus STT-RAM bank in the memory layer. 
 
Core Layer 
Sum of write 
frequencies 
A sample of 
STT-RAM 
block 
If  ( <  ) 
 
STT-RAM bank can be selected in optimization 
problem Core Core 
Core Core .    .    . 
The proposed algorithm 
In this model,  is a coefficient which can change impact of 
STT-RAM or SRAM costs in the overall energy function, . 
As the target of optimization function is minimizing the overall 
cost,  results SRAM intensive design, and   results 
STT-RAM intensive design. Therefore, a designer can tune the 
model using   parameter to design a hybrid memory layer with 
dominant SRAM or STT-RAM banks. 
Fig. 5. Structure of the optimization function. 
This proposed memory system is very flexible. For example 
in the proposed architecture, we can use other types of NVM 
technologies such as PCM instead of STT-RAM and DRAM 
instead of SRAM banks in the memory layer. 
V. EVALUATION 
We use GEM5 [18], McPAT [19] and a SystemC-based NoC 
simulator, 3D-Noxim [20], to setup the system platform. The 
detailed of baseline system configurations used in this 
evaluation is listed in Table III. The cache capacities and energy 
consumption of SRAM and STT-RAM are estimated from 
CACTI [21] and NVSIM [22], respectively. The simulation 
platform for evaluation of our proposed architecture in this work 
is illustrated in Figure 6. 
 
Fig. 6. Simulation infrastructure used in this work. 
The parameters we used in our experiments for SRAM and 
STT-RAM cache banks are shown in Table II. We use 
multithreaded workloads for performing our experiments. The 
multithreaded applications with small working sets are selected 
from the PARSEC benchmark suite [23]. This selected 
benchmark suit consists of emerging workloads suitable for next 
generation shared-memory programs for CMPs. For 
experimental evaluation,  and  are considered  
and  , respectively.  
Figure 7 shows the results of normalized energy efficiency 
for each PARSEC application, where energy efficiency is 
energy-delay product (EDP). As shown in this figure, the 
proposed hybrid stacked memory architecture improves EDP 
by about 44.8% on average compared with the Baseline 
memory design.  
 
Fig. 7. Energy Delay Product (EDP) of each PARSEC application 
normalized with respect to the Baseline. 
TABLE II.  DIFFERENT MEMORY TECHNOLOGIES COMPARISON AT 32NM 











SRAM 0.702ns 0.702ns 444.6mW 0.168nJ 0.168nJ 
4MB STT-
RAM 0.880ns 10.67ns 190.5mW 0.278nJ 0.765nJ 
 
 
TABLE III.  SPECIFICATION OF THE EMBEDDED ECMP CONFIGURATION 
Component Description 
Number of Cores 16 
Core 
Configuration 
Single issue in-order Alpha21164, 
3GHz, area 3.5mm2, 32nm 
Private Cache per 
each Core 
SRAM, 4 way, 32B line, size 32KB per 
core 
On-chip Memory 
Baseline-SRAM: 16MB (1MB SRAM 
banks on each core) 
Baseline-STTRAM: 64MB (4MB STT-
RAM banks on each core) 
Network Router 
2-stage wormhole switched, virtual 
channel flow control, 2 VCs per port, a 
buffer with depth of 4 flits per each VC, 
5 flits buffer depth, 8 flits per Data 
Packet, 1 flit per address packet, each flit 
is set to be 16-byte long 
Figure 8 compares the normalized performance results. As 
shown in this figure, the proposed design improves 
performance by about 13.8% on average compared with the 
Baseline memory design. 
 
Fig. 8. Normalized performance comparison of each PARSEC application 
with respect to the Baseline. 
Figure 9 shows life time of our novel 3D hybrid memory 








































































is a memory architecture with only STT-RAM banks. As shown 
in this figure, life time of our proposed heterogeneous memory 
architecture is higher than the baseline for all benchmarks. In 
the other word, our hybrid memory design yields a 9.8× on 
average up to 24× increase in life time in comparison with 
baseline memory design. Therefore, our hybrid memory 
structure results more reliable 3D eCMP and this is because of 
our novel endurance model for NVM technology in 
optimization problem. 
 
Fig. 9. Life time of our proposed 3D memory architecture for each PARSEC 
application normalized with respect to the Baseline. 
VI. CONCLUSION 
In this work, we proposed a convex optimization based 
model to design a heterogeneous memory system with using 
SRAM and STT-RAM memory banks in order to minimize 
energy consumption of 3D CMP. We propose an endurance 
model for NVM memory in our optimization problem to design 
a reliable hybrid memory structure. Our experimental results 
show that the proposed method improves energy-delay product 
(EDP) by 44.8% on average compared with the traditional 
memory design where single technology is used. Furthermore, 
our 3D eCMP yields on average 13.8% performance 
improvement in system performance compared with the 
baseline design.  
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